期刊文献+

基于多核平台的乐观并行离散事件仿真 被引量:9

Optimistic Parallel Discrete Event Simulation Based on Multi-core Platform
在线阅读 下载PDF
导出
摘要 计算机处理器的发展已进入多核时代,为并行离散事件仿真的推广提供了良好的契机。分析了离散事件仿真多核并行化的并行编程模型及时间同步问题,采用乐观同步协议设计实现了一个基于多核平台的并行离散事件仿真引擎。在具有8个执行核的惠普多核服务器上,使用Phold模型系统地测试了并行仿真引擎的各项开销以及事件粒度、进程数目、前瞻量、事件的本地性对仿真性能的影响。实验结果表明,对于事件粒度较大的仿真应用,基于多核平台的乐观并行离散事件仿真能获得良好的加速比。 The development of computer processor has stepped into the era of multi-core,providing a good chance to spread the parallel discrete event simulation. The parallel programming model and synchronization problem during the parallelization of discrete event simulation on multi-core platform were discussed. A parallel discrete event simulator based on multi-core platform was designed and implemented using the optimistic synchronization protocol. On an HP multi-core server with up to 8 cores,both the overheads of the parallel simulator and the effects of event granularity,process number,lookahead,event locality on the simulation performance were tested using the Phold model. The experiment results show that the optimistic parallel discrete event simulation based on multi-core platform could gain good speedup for simulation applications with big event granularity.
出处 《系统仿真学报》 CAS CSCD 北大核心 2010年第4期858-863,共6页 Journal of System Simulation
基金 国家自然科学基金(60974074,60574056) 国防科技大学优秀研究生创新资助项目(B080502)
关键词 多核 单芯片多处理器 并行离散事件仿真 时间同步 仿真引擎 multi-core chip multi-processor parallel discrete event simulation synchronization simulator
  • 相关文献

参考文献12

  • 1H Sutter. The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software [J]. Dr. Dobb's Journal (S1044-789X), 2005, 30(3): 16-22.
  • 2J Donald, M Martonosi. An Efficient, Practical ParaUelization Methodology for Multicore Architecture Simulation [J]. IEEE Computer Architecture Letters (S 1556-6056), 2006, 5(2): 14-17.
  • 3K Wang, Y Zhang, H Wang. Parallelization of IBM Mambo System Simulator in Functional Modes [J]. ACM SIGOPS Operating Systems Review (S0163-5980), 2008, 42(1): 71-76.
  • 4V Hahanov, V Obrizan, A Gavryushenko, et al. Parallel Logic Simulation using Multi-Core Workstations [C]// CADSM, Polyana, UKRAINE, February 20-24. USA: IEEE Press, 2007: 256-257.
  • 5R M Fujimoto. Parallel and Distributed Simulation [C]// Proceedings of the 1999 Winter Simulation Conference, Phoenix AZ, USA, December 5-8, 1999. New York, USA: ACM, 1999: 122-131.
  • 6胡伟武 张民选.高性能通用微处理器研发现状及发展策略.中国计算机学会通讯,2005,1(1):1-18.
  • 7K Pedretti, S Kelly, M Levenhagen. Summary of Multi-Core Hardware and Programming Model Investigations JR]. Albuquerque, New Mexico, USA: Sandia National Laboratories, 2008.
  • 8D E Martin, P A Wilsey, R J Hoekstra, et al. Redesigning the WARPED Simulation Kemel for Analysis and Application Development [C]// Proceedings of the 36th Annual Simulation Symposium, Orlando, Florida, USA, March 30-April 02, 2003. USA: IEEE Press, 2003: 216-223.
  • 9MPICH. MPICH Home Page [EB/OL]. (2005-11-04) [2008-03-02]. http://www-unix.mcs.anl.gov/mpi/mpich 1/.
  • 10S Akhter,J Roberts.多核程序设计技术--通过软件多线程提升性能[M].李宝峰,富弘毅,李韬译北京:电子工业出版社,2007.

同被引文献115

引证文献9

二级引证文献35

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部