期刊文献+

一种低功耗高精确度SERDES发送机 被引量:1

A low power and high precision SERDES transmitter
在线阅读 下载PDF
导出
摘要 介绍了一款高速串行接口发送机芯片。均衡器采用多抽头前馈均衡结构,且各阶均衡系数均可调,增大了均衡调谐范围,提高了均衡精确度;驱动器采用H树型电流模结构,提高了电流利用率,降低了功耗。设计采用TSMC 55 nm CMOS工艺,电源电压为1 V,输出数据率范围为550 Mb/s^6.25 Gb/s。在最高工作速率6.25 Gb/s下,发送机整体功耗约20 m W,结果表明发送机均衡精确度较高,功耗较低。 A high speed serial interface transmitter chip is described. The equalizer adopts the multi-tap feed forward equalizer structure and the tuning coefficient of each tap can be adjusted, which increases the range of the balanced tuning and improves the balance precision. H-tree driver is utilized to transmit the serial signal, which improves the current utilization coefficient and reduces the power consumption. The transmitter is designed in TSMC 55 nm CMOS technology with 1 V power supply, and the output data rate range is from 550 Mb/s to 6.25 Gb/s. The overall power consumption is approximately 20 m W at the highest rate of 6.25 Gb/s. The results indicate that the transmitter possesses high balance precision and low power consumption.
作者 朱迪 尹韬 许晓冬 杨海钢 ZHU Di;YIN Tao;XU Xiaodong;YANG Haigang.(Institute of Electronics,Chinese Academy of Sciences,Beijing 100190,China;University of Chinese Academy of Sciences,Beijing 100049,China)
出处 《太赫兹科学与电子信息学报》 北大核心 2018年第3期552-557,共6页 Journal of Terahertz Science and Electronic Information Technology
基金 国家自然科学基金资助项目(61474120) 国家重点基础研究发展计划资助项目(2014CB744600)
关键词 串行数据收发 发送机 串化 均衡 驱动 Serializer-Deserializer(SERDES) transmitter serializer equalizer driver
  • 相关文献

参考文献2

二级参考文献15

  • 1Razavi B.Prospects of CMOS technology for high-speed optical communication circuits.IEEE J Solid-State Circuits,2002,37(9):1135
  • 2Krishnapura N,Barazande-Pour M.A 5Gb/s NRZ transceiver with adaptive equalization for backplane transmission.ISSCC,2005:60
  • 3Wang Hui,Jiang Xicheng.A quad multi-speed serializer/deserializer with analog adaptive equalization.Symposium on VLSI Circuits,2004:340
  • 4Muthali H S,Thomas T P,Young I A.A CMOS 10-Gb/s SONET transceiver.IEEE J Solid-State Circuits,2004,39(7):1026
  • 5Wadlhwa R,Aggarwal Edwards A J.A low-power 0.13μm CMOS OC-48 SONET and XAUI compliant SERDES.Custom Integrated Circuits Conference,2003:577
  • 6Younis A,Boecker C,Hossain K.A low jitter,low power,CMOS 1.25-3.125Gbps transceiver.ESSCIRC,2001:121
  • 7(美)Samuel H Fuller,Alan Gatherer. RapidIO嵌人式系统互连[M].王勇,林粤伟,吴冰冰,等译.北京:电子工业出版社,2006.
  • 8RapidIO Trade Asftociation. RapidIO Interconnect Specification Rev. 1.2[EB/0L]. (2002-06-26)[2012-01-10], http://www.rapidio.org/zdata/specs/spec_interconnect.pdf.
  • 9Texas Instruments Inr. TMS320C645x Serial RapidlO(SRIO) User's Cuide[EB/OL], (2006)[2012-01 -10]. http://www.li.com/Iil/ug/spru976e/spru976e.pdf.
  • 10Xilinx Instruments. Virtex-5 Family Overview[EB/OL]. (2009-04-23)[2012-01 -10]. http://www.xilinx.nom/support/ documentation/virtex-5 data sheets.htm.

共引文献5

同被引文献4

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部