期刊文献+

SOC形式验证中的故障诊断

Error Diagnosis and Correction in Formal Verification of SOC
在线阅读 下载PDF
导出
摘要  在集成电路设计过程中,随着设计规模的不断增大,验证和故障诊断日趋重要。文章首先介绍了SOC形式验证中故障诊断的概念和思想,然后分别讨论了两类故障诊断法:模拟诊断法和符号诊断法。 With the growth of the design scale, the verification and error diagnosis and correction are becoming more and more important in the design process of integrated circuits. The concept and idea of error diagnosis and correction (EDAC) in formal verification of SOC are reviewed, and two approaches for EDAC, simulation-based approach and symbolic approach, are described in the paper.
出处 《微电子学》 CAS CSCD 北大核心 2003年第6期499-501,505,共4页 Microelectronics
基金 半导体集成芯片系统基础研究重大研究计划重点项目(编号90207002)
关键词 SOC 形式验证 故障诊断 集成电路设计 模拟诊断法 符号诊断法 SOC Formal verification Error diagnosis and correction Simulation-based approach Symbolic approach
  • 相关文献

参考文献8

  • 1[1]Sridhar N, Hsiao M S. On efficient error diagnosis of digital circuits [A]. Proc Intl Test Conf [C]. 2001.678-687.
  • 2[2]Hamzaoglu I, Patel J H. New techniques for deterministic test pattern generation [A]. Proc the IEEE VLSI Test Symp [C]. Monterey, CA, 1998. 446-452.
  • 3[3]Pomeranz, Reddy S M. On correction of multiple design errors [J]. IEEE Trans Computer-AidedDesign, 1995; 14 (2): 255-264.
  • 4[4]Abramovici M, Menon P R, Miller D T. Critical path tracing-an alternative to fault simulation [A]. Proc Design Automation Conf [C]. 1983. 214--{ 9
  • 5[5]Kuehlmann A, Cheng D I, Srinivasan A, et al. Error diagnosis for transistor-level verification [A]. Proc Design Automation Conf [C]. 1994. 218-224.
  • 6[6]Bryant R E. Graph-based algorithms for Boolean function manipulation [J]. IEEE Trans Comput,1986; 35 (4): 667-691.
  • 7[7]Abadir M S, Fergusor J, Kirkland T E. Logic Design verification via test generation [J]. IEEE Trans Computers, 1998; 37 (1): 138-148.
  • 8[8]Huang S-Y. On improving the accuracy of multiple defect diagnosis [A]. Proc VLSI Test Symp (VTS)[C]. 2001. 34-39.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部