期刊文献+

柔性精细铜引线Cu/ITO蚀刻液的制备及工艺研究

Study on Preparation and Process of Cu/ITO Etching Solution for Flexible Fine Copper Leads
在线阅读 下载PDF
导出
摘要 目的:为实现柔性精细铜引线,通过配制Cu/ITO双膜系蚀刻液并对其蚀刻工艺进行研究,得到蚀刻液的合理配比和最佳的工艺参数。方法:通过配制的蚀刻液进行分析,测试其对Cu膜的蚀刻程度,通过对蚀刻温度、喷淋压力、蚀刻时间、药液浓度等工艺参数进行调整控制,利用蚀刻液的高选择性,使Cu/ITO双膜系刻蚀一步完成图案化。结果:通过试验得到Cu/ITO双膜系蚀刻液的合理配比和最佳的工艺参数,进行批量化试验生产得到线宽线距L/S规格为(35±5)μm的产品,生产的Cu-Film Sensor在外观及功能测试方面可达到规格要求,金属铜线路边缘整齐美观,绝缘性在50 MΩ以上,蚀刻后膜层附着力达到5B,产品高温高湿可靠性均符合规格要求,制程C pK大于1.33。意义:该工艺整个过程操作简练、安全环保而且配制的药液体系更加均匀稳定,可进行批量化稳定生产。 Objective:In order to realize the flexible meticulous copper lead,the paper prepared the etching solution and studied the etching process.The reasonable ratio of the etching solution and the optimal process parameters were obtained.Methods:analyze the prepared etching solution,test the etching degree of Cu film,adjust the process parameters such as etching temperature,spray pressure,etching time and liquid concentration.Using the high selectivity of the etch fluid,the Cu/ITO double-membrane system etching was patterned in one step.Results:Through the test,and the best process parameters,the L/S is(35±5)μm.The Cu-Film Sensor can meet the specification requirements in terms of appearance and function test,the metal copper line edge is neat and beautiful,the insulation is above 50 MΩ,the adhesion of the membrane layer reaches 5B after etching,the reliability of high temperature and high humidity meets the specifications,and the C pK of the process is greater than 1.33.Significance:The whole process of the process is concise,safe and environmentally friendly,and the prepared liquid system is more uniform and stable,which can be mass production.
作者 吕志明 Lyu Zhiming(Yichang Nanbo Display Devices Co.,Ltd.,Yichang 443000,China)
出处 《山东化工》 CAS 2024年第9期23-27,32,共6页 Shandong Chemical Industry
关键词 精细铜引 Cu/ITO双膜系 蚀刻液 图案化 meticulous copper lead wire Cu/ITO double membrane series etching liquid patterned
  • 相关文献

参考文献4

二级参考文献12

  • 1Tadanori Shimoto, Koji Matsui, Katsumi Kikuchi. New high-density multilayer technology on PCB. IEEE Transactions on Advanced Packaging, 1999, vol.22, no. 2:116-122
  • 2Daisuke Kanaya, Shuji Maeda, Mitsuji Tagaki. Development of build-up multilayer board for flip chip attachment[N].松下電工技報,2000, no.71 : 15-18
  • 3Ken-ichi Shimizu, Katsuji Komatsu, Yasuo Tanaka. Controlled Surface Etching Process for Fine Line/Space Circuits. IPC Printed Circuits EXPO Mar 24-28, 2002: S07.3.1-S07.3.4
  • 4Ryoichi Watanabe, Hong Won Kim. New Circuit Formation Technology for High Density PWB. IPC Electronic Circuits World Convention, Printed Circuits Expo, Apex, and the Designers Summit(ECWC 10) vol.3, 2005,02,22-24:1394-1399
  • 5Ryoichi Watanabe. Samsung's Big Idea[J]. Circuitree, 2005, vol.18, 7:12-16
  • 6Kazutaka Kobayashi. Fabrication of Fine Line Patterns for Advanced Build-up Package. International Conference on Electronics Packaging, Apr 18-20, 2001: 393-398
  • 7Kenji Toyosawa, Nakae Nakamura, Kazuhiko Fukuta. COF technology with "reel to reel" method for LCD LSIs. Sharp Technical Journal, 2001, (80) : 56-59
  • 8李佳,李德良,莫凌.硝酸型酸性蚀刻液蚀刻工艺的研究[J].表面技术,2010,39(3):87-89. 被引量:11
  • 9梁雨轩,张晓东,闫国栋,杨钊.镀铜银纳米线导电薄膜铜层蚀刻液研究[J].电镀与涂饰,2020,39(19):1352-1356. 被引量:2
  • 10罗艳梅,储周硕,王尖,胡珂,孙博涛.双有源层a-IGZO TFT研究进展[J].光电子技术,2021,41(1):70-77. 被引量:3

共引文献24

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部