期刊文献+

一种超低静态功耗LDO的设计 被引量:1

An ultra-low quiescent current LDO
在线阅读 下载PDF
导出
摘要 介绍了一种采用0.35μm CMOS工艺制作的LDO电路。电路采用工作在亚阈值区的跨导放大器使得电路工作在超低静态电流下,因此实现了超低静态功耗和高效率性能。整个电路所占面积约为0.8 mm2,在典型工作状态下电路总的静态电流约为500 n A,最大负载电流为150 m A。电路输入电压为3.3 V^5 V,输出电压为3 V。 A low voltage low dropout regulator(LDO) is presented, which utilizes the proposed operational transconductance amplifier working in the subthreshold region to achieve ultra-low quiescent current, thus contributing to a low power consumption and a high efficiency. The proposed LDO is designed in a 0.35μm standard CMOS process, and the whole circuit occupies an area of 0.8 mm2, dissipating a quiescent current flow of 500 nA at typical working condition as well as delivering a largest current of 150 mA at full-load condition. The circuit is operable with the input voltage ranging from 3.3 V to 5 V, and the output voltage is 3 V.
出处 《电子技术应用》 北大核心 2015年第11期51-53,57,共4页 Application of Electronic Technique
关键词 LDO 超低静态功耗 跨导放大器 亚阈值 LDO ultra-low quiescent current operational transconductance amplifier subthreshold
  • 相关文献

参考文献4

  • 1RINCON-MORA G A , ALLEN P E.A low - voltage,lowquiescent current, low drop-out regulator[J].IEEE J Sol StaCirc, 1998,33(1):36-44.
  • 2KRUMMENACHER F,JOEHL N.A 4-MHz CMOS con-tinuous-time filter with on-chip automatic tuning [J]. IEEEJ Sol Sta Circ, 1988,23(3):750-758.
  • 3KAY M.Design and analysis of an LDO voltage regulatorwith a PMOS power device [Z ]. Preliminary paper pendingpublication,Texas Instruments.
  • 4CHAREF A ,SUN H H,TSAO Y Y,et al.Fractional systemas represented by singularity function[J].IEEE J Trans.OnAuto Control,1992,37(9) : 1465-1470.

同被引文献5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部