期刊文献+

Dynamic Power Dissipation Control Method for Real-Time Processors Based on Hardware Multithreading

硬件多线程处理器的动态功耗控制方法(英文)
在线阅读 下载PDF
导出
摘要 In order to eliminate the energy waste caused by the traditional static hardware multithreaded processor used in real-time embedded system working in the low workload situation, the energy efficiency of the hardware multithread is discussed and a novel dynamic multithreaded architecture is proposed. The proposed architecture saves the energy wasted by removing idle threads without manipulation on the original architecture, fulfills a seamless switching mechanism which protects active threads and avoids pipeline stall during power mode switching. The report of an implemented dynamic multithreaded processor with 45 nm process from synthesis tool indicates that the area of dynamic multithreaded architecture is only 2.27% higher than the static one in achieving dynamic power dissipation, and consumes 1.3% more power in the same peak performance. In order to eliminate the energy waste caused by the traditional static hardware multithreaded processor used in real-time embedded system working in the low workload situation, the energy efficiency of the hardware multithread is discussed and a novel dynamic multithreaded architecture is proposed. The proposed architecture saves the energy wasted by removing idle threads without manipulation on the original architecture, fulfills a seamless switching mechanism which protects active threads and avoids pipeline stall during power mode switching. The report of an implemented dynamic multithreaded processor with 45 nm process from synthesis tool indicates that the area of dynamic multithreaded architecture is only 2.27% higher than the static one in achieving dynamic power dissipation, and consumes 1.3% more power in the same peak performance.
出处 《China Communications》 SCIE CSCD 2013年第5期156-166,共11页 中国通信(英文版)
基金 supported partially by the National High Technical Research and Development Program of China (863 Program) under Grants No. 2011AA040101, No. 2008AA01Z134 the National Natural Science Foundation of China under Grants No. 61003251, No. 61172049, No. 61173150 the Doctoral Fund of Ministry of Education of China under Grant No. 20100006110015 Beijing Municipal Natural Science Foundation under Grant No. Z111100054011078 the 2012 Ladder Plan Project of Beijing Key Laboratory of Knowledge Engineering for Materials Science under Grant No. Z121101002812005
关键词 dynamic power dissipation control real-time processor hardware multithread low power design energy efficiency 多线程处理器 动态功耗 实时处理器 硬件 实时嵌入式系统 控制 能源浪费 能源效率
  • 相关文献

参考文献2

二级参考文献11

  • 1Andrei A, Schmitz M, Eles P, et al. Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems[C]//Proceedings of IEEE/ACM international Conference on Computer-Aided Design. Washington, DC, USA: IEEE Computer Society/ACM, 2004: 362-369.
  • 2Kim W, Kim J, Min S L. A Dynamic Voltage Scaling Algorithm for Dynamic-Priority Hard Real-Time Systems Using Slack Time Analysis[C]//Proceedings of the Conference on Design, Automation and Test in Europe Design, Automation, and Test in Europe. Washington, DC, USA: IEEE Press, 2002: 788-784.
  • 3Xu R, Melhem R, Mossd D. A unified practical approach to stochastic DVS scheduling[C]//Proceedings of the 7th ACM International Conference on Embedded Software. Salzburg, Austria: ACM, 2007: 37-46.
  • 4Son S W, Malkowski K, Chen G. Integrated Link/CPU Voltage Scaling for Reducing Energy Consumption of Parallel Sparse Matrix Applications[C]//Proceedings of Workshop on High-Performance, Power-Aware Computing. Rhodes Island, Greece: IEEE Press, 2006: 8-15.
  • 5Watanabe R, Kondo M, Masashi I. Task scheduling under performance constraints for reducing the energy consumption of the GALS multi-processor SoC[C]//Proceedings of the 2010 ACM Symposium on Applied Computing. Sierre, Switzerland: ACM, 2007: 797-802.
  • 6Wang Yi, Liu Duo, Wang Meng, et al. Optimal Task Scheduling by Removing Inter-core Communication Overhead for Streaming Applications on MPSoC[C]//Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium in conjunction with CPS Week. Stockholm, Sweden: IEEE Press, 2010:154-204.
  • 7Varatkar G, Marculescu R. Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization[C]// Proceedings of the International Conference on Computer Aided Design. California, USA: IEEE Press, 2003: 510-517.
  • 8Liu Hui, Shao Zili, Wang Meng, et al. Overhead-Aware System- Level Joint Energy and Performance Optimization for Streaming Applications on Multiprocessor Systems-on- Chip[C]//Proceedings of Euromicro Conference on Real-Time Systems. Prague, Czech Republic: IEEE Press, 2008: 92-101.
  • 9Martin S, Flautner K, Mudge T, et al. Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads[C]//Proceedings of IEEE/ACM International Conference on Computer Aided Design. California, USA: ACM. 2002: 721-725.
  • 10Vazirani V. Approximation Algorithms [M]. Berlin, Germany: Springer, 2001: 79-83.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部