期刊文献+

快速浮、定点PID控制器FPGA的研究与实现 被引量:9

Research and application on fast floating and fixed point PID controllers on FPGA
在线阅读 下载PDF
导出
摘要 提出了基于FPGA的快速PID控制器技术,采用流水线运算方法,具有高速、稳定、精确的实时控制性能,实现了速度和资源的优化匹配。研究并分析了位置式PID不同算式的特点,完成了浮、定点PID控制器的硬件实现,提出了溢出、饱和等问题的解决方法,单次运算时间分别达480ns、120ns,并对两种控制器的性能进行了分析和比较。设计了单精度浮点数和16位定点数之间的转换控制器,增强了浮点PID的普适性。设计了基于FPGA的全数字逆变焊接电源的实验平台。仿真和实验证明,浮、定点PID控制器均可在强电磁干扰的环境中高速、准确、可靠地运行,具有广泛的实用性。 A new fast PID technique based on FPGA is introduced.The paper analyzes different PID formulas,adopts pipelining technique and discusses in detail correlative design questions of floating and fixed point PID controllers in FPGA,which only need 480 ns and 120 ns for one circle calculation.Conversion controllers between single-precision floating and sixteen bits fixed point numbers are designed to make floating point controller more usable.At last,the paper designs a hardware experiment platform of full digital inverter to validate the fast floating and fixed point PID controllers.The result indicates that the welding power source works well and the fast PID controllers based on FPGA can run fast enough and reliably,which can be used in a fast control system in big interference environment.
出处 《计算机工程与应用》 CSCD 北大核心 2009年第36期202-206,共5页 Computer Engineering and Applications
基金 国家自然科学基金No.60374021~~
关键词 现场可编程门阵列(FPGA) 流水线 浮点和定点PID控制器 全数字逆变电源 Field Programming Gate Array(FPGA) pipelining floating and fixed point PID controllers full digital inverter
  • 相关文献

参考文献5

二级参考文献14

  • 1[1]D.E.Goldberg.Genetic Algorithms in Search,Optimization and Machine Learning [ M].New York:Springer,1989:1 - 10.
  • 2[2]Zbigniew Michalewicz.Genetic Algorithms + Data Structures =Evolution Programs [ M].New York:Springer-Verlag,1994:9 - 15.
  • 3[3]Lawrence Davis.Handbook of Genetic Algorithms [S].New York:Van Nostrand Reinhold,1991:12 - 17.
  • 4[4]K.F.Man.Genetic Algorithms for Control and Signal Processing [M].New York:Springer,1997:150 - 156.
  • 5[5]Barry SHACKLEFORD.Hardware framework for accelerating the execution speed of a genetic algorithm [ J ].IEICE TRANS.ELECTRON,1997,E80-C(7) :962 - 969.
  • 6[6]Wakabayashi Shinichi.GAA:A VLSI genetic algorithm accelerator with on-the-fly adaptation of crossover operators [ A ].Proceedings of the 1998 IEEE International Symposium on Circuits and Systems,ISCAS[C],v 2 Monterey,USA,1998:268 - 271.
  • 7Gaeda R., et al.. Artificial neural network implementation on a single FPGA of a pipelined on-line back-propagation. IEEE 13th International Symposium on System Synthesis, 2000, 225~230.
  • 8Sano Masahiko. A design of the SIMD GA-machine with FPGA. IPSJ Sign-notes Computer Architecture Abstract, 2000.
  • 9T Lund. The architecture of an FPGA-style programmable fuzzy logic controller chip. 5th Australasian Computer Architecture Conference, 2000.
  • 10Cirstea, et al.. FPGA fuzzy logic controller for variable speed generators. Proceedings of the IEEE International Conference on Control Application, 2001, 301~304.

共引文献100

同被引文献55

引证文献9

二级引证文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部