期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

网络处理器并行性能模型及多线程停顿特性

Parallel performance model for network processors and the characteristics of multithread stalls
在线阅读 下载PDF
导出
摘要 对影响多处理器与多线程的网络处理器性能因素进行分析,提出了网络处理器并行性能模型NP3M,给出了影响其性能的主要原因,并对多线程并行数目与处理单元并行以及网络处理器整体系统性能之间的关系进行了研究与实际测试,对NP3M模型进行了验证,并给出了相关的结论。 The factors that impact the performance of network processors with multiprocessor and multithreading was analyzed. Then a parallel performance model-Np3M was prposed, and the primary factors that its performance depends on was discussed. Furthermore, the relationship between multiprocessor, multithreading and the whole performance of network processors was studied. Lastly, the test results about Np3M was presented.
作者 时向泉 苏金树 陈一骄 吴纯青
机构地区 国防科技大学计算机学院
出处 《通信学报》 EI CSCD 北大核心 2007年第9期53-59,共7页 Journal on Communications
基金 国家自然科学基金资助项目(90604006) 国家重点基础研究发展计划("973"计划)基金资助项目(2003CB314802)~~
关键词 网络处理器 并行性能模型 多线程 停顿 network processor parallel performance model multithreading stalls
分类号 TP393 [自动化与计算机技术—计算机应用技术]
  • 相关文献

参考文献15

  • 1RAMASWAMY R , WOLF T. Packet bench: a tool for workload characterization of network processing[A]. Proc of IEEE 6th Annual Workshop on Workload Characterization (WWC-6) [C]. Austin, TX, 2003.42-50.
  • 2WOLF T, FRANKLIN M. Commbcnch-a telecommunications benchmark for network processors[A]. Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software[C]. Austin, TX, 2000. 154-162.
  • 3谭章熹,林闯,任丰源,周文江.网络处理器的分析与研究[J].软件学报,2003,14(2):253-267. 被引量：62
  • 4IBM network processor NP4GS3 overview[EB/OL]. http://www.chips. ibm.com/techlib.
  • 5陈金兰,曹庆华,姚淑珍.网络处理器体系结构分析[J].计算机工程与设计,2004,25(11):1982-1984. 被引量：6
  • 6EZchip Corporation, EZchip Technologies, Network Processor Designs for Next-Generation Networking Equipment[R]. White paper, 1999.
  • 7Intel Corp, Intel IXP 2800 Network Processor Family[R]. Hardware Reference Manual, 2004.
  • 8WEMG N, WOLF T. Pipelining vs. multiprocessors - choosing the right network processor system topology[A]. Proceedings of Advanced Networking and Communications Hardware Workshop (ANCHOR 2004)[C]. Munich, Germany, 2004.
  • 9CROWLEY P, FIUCZYNSKI M E, BAER J L, On the Performance of Multithreaded Architectures for Network Processors, Technical Report 2000-10-0[R]. University of Washington,
  • 10SEAMANS E, ROSENBLUM M.Parallel dompositions of a pket-pocessing wrkload [A].Proc of Advanced Networking and Communications Hardware Workshop (ANCHOR) Held in Conjunction with the 31st Annual International Symposium on Computer Architecture (ISCA 2004) [C]. Munich, Germany, 2004. 40-48.

二级参考文献73

  • 1[10]Shah N. Understanding network processors [MS. Thesis]. Berkeley: Department of Electrical Engineering and Computer Sciences, University of California, 2001.
  • 2[11]Nie XN, Gazsi L, Engel F, Fettweis G. A new network processor architecture for high-speed communications. In: Proceedings of the IEEE workshop on signal processing systems. IEEE Computer Society Press, 1999. 548～557.
  • 3[12]McAuley A, Francis P. Fast routing table lookup using CAMs. In: Proceedings of the Infocom'93, Vol 3. IEEE Computer Society Press, 1993. 1382～1391.
  • 4[13]Liu H. A trace driven study of packet level parallelism. In: Proceedings of the International Conference on Communications (ICC). New York, NY: IEEE Computer Society Press, 2002. 2191～2195.
  • 5[14]IBM Corp. Rainier network processor. 2000. http://www.ibm.com/.
  • 6[15]Intel Corp. Intel IXP1200 Network Processor. 2002. http://developer.intel.com/design/network/products/npfamily/ixp1200.htm.
  • 7[16]Wolf T, Turner JS. Design Issues for High-performance active routers. IEEE Journal on Selected Areas in Communications, 2001, 19:404～409.
  • 8[17]Kounavis ME, Campbell AT, Chou S, Modoux F, Vicente J, Zhuang H. The genesis kernel: a programming system for spawning network architectures. IEEE Journal on Selected Areas in Communications, 2001,19(3):511～526.
  • 9[18]Wang J, Nahrstedt K. Parallel IP packet forwarding for tomorrow's IP routers. In: Proceedings of the 2001 IEEE Workshop on High Performance Switching and Routing (HPSR 2001). Dallas: IEEE Computer Society Press. 2001. 353～357.
  • 10[19]Katavenis M, Sidiropoulos S, Courcoubetis C. Weighted round-robin cell multiplexing in a general-purpose ATM switch chip. IEEE Journal on Selected Areas in Communication, 1991,9(8):1265～1279.

共引文献65

通信学报
2007年 第9期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部