期刊文献+

An Analog Equalizer and Baseline-Wander Cancelle rfor 100/1000Base-TX Transceiver

一种用于100/1000Base-TX收发器的模拟均衡器和基线漂移消除电路(英文)
在线阅读 下载PDF
导出
摘要 A frequency-domain equalizer with a mixed-signal adaptive control loop and a novel baseline wander (BLW) canceller are proposed. The equalizer is independent of channel-modeling accuracy,and its control loop is intrinsically stable. An AGC function is incorporated into the equalizer without an extra AGC circuit. The proposed BLW canceller uses a peak detector to monitor the BLW and full feedback method to accomplish BLW canceling. High canceling accuracy and robust performance are achieved. The circuits are tested in 0.25μm CMOS technology. Better performance and smaller silicon area are achieved compared with results in the literature. 提出了一种用于100/1000Base-TX收发器的频域均衡器和新颖的基线漂移消除电路.均衡器采用混和信号模式的自适应控制环路,系统优化使其性能不依赖于信道模型的精确性,控制环路稳定可靠,该均衡器还同时实现自动增益控制功能;基线漂移消除电路采用峰值检测器监测基线漂移,用负反馈思想实现漂移量的消除,消除精度高,性能可靠.电路采用0.25μm CMOS工艺进行了硅片验证,与文献结果相比,本文方案在性能和芯片面积上均具有明显优势.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2007年第3期377-384,共8页 半导体学报(英文版)
基金 天津南开大学信息学院微电子科学系和天津光电薄膜器件和技术重点实验室资助项目
关键词 EQUALIZER baseline wander adaptive control loop 均衡器 基线漂移 自适应控制环路
  • 相关文献

参考文献17

  • 1Huss S,Mullen M,Gray C T.A DSP based 10BaseT/100BaseTX Ethernet transceiver in 1.8V,0.18μm CMOS technology.Proc IEEE Custom Integrated Circuits Conf,2001:135
  • 2Chan K,Berman M,Kruise D,et al.A 100Mbs CMOS 100Base-T4 fast Ethernet transceiver for category 3,4 and 5UTP.ISSCC,1998:208
  • 3Roo P,Sutardja S,Wei S,et al.A CMOS transceiver analog front-end for gigabit Ethernet over CAT-5 cables.ISSCC,2001:310
  • 4Baek J H,Hong J H,Sunwoo M H,et al.Efficient digital baseline wander algorithm and its architecture for fast Ethernet.SIPS,2004:136
  • 5Baek J,Hong J,Sunwoo M H.Novel digital signal processing unit for Ethernet receiver.ISCAS,2005:4477
  • 6Lee T C,Razavi B.A 125-MHz CMOS mixed-signal equalizer for gigabit Ethernet on copper wire.IEEE Custom Integrated Circuits Conference,2001:131
  • 7Shoval A,Shoaei O,Lee K O,et al.A CMOS mixed-signal 100Mb/s receive architecture for fast Ethernet.IEEE Custom Integrated Circuits Conference,1998:253
  • 8Yoo K,Lee H,Han C.A low power CMOS adaptive line equalizer for fast Ethernet.IEEE Asia-Pacific Conference on Asic,2002:129
  • 9Everitt J,Parker J F,Hurst P,et al.A CMOS transceiver for10-Mb/s and 100-Mb/s Ethernet.IEEE J Solid-state Circuits,1998,33(12):2169
  • 10Bu T,Ji C,Ye F,et al.A gain control baseline circuit of the analog front-end circuit for the 1000Base-T Ethernet transceiver.5th International Conference on ASIC,2003:540

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部