期刊文献+

演化硬件平台的数字电路仿真算法 被引量:4

Simulation Algorithm of Digital Circuits on Evolvable Hardware Platform
在线阅读 下载PDF
导出
摘要 在构建演化硬件的软硬件协同设计平台中,提出了一种数字电路仿真算法。这种仿真算法根据数字电路的拓扑结构,将电路的仿真过程分为两个阶段:第一阶段主要是对数字电路结构化,并将每个宏实体(模块)置于激活或挂起状态;第二阶段则使用两种方法仿真激活的宏实体。此外,根据软硬件协同设计平台的需求,对电路进行优化度和复杂性评价。实验表明这种数字电路仿真算法能较好地满足该系统平台的要求,有效地指导下一步的演化策略。 A simulation algorithm for logic circuits on the EHW-based software-hardware co-designing platform WU-EHW was proposed. In accordance with the topology of digital circuits, the procedure of the simulation is divided into two phases. In the first phase, a logic circuit is structurized and each macroblock is also set to the state of either activation or suspension. In the next phase, two methods are used to simulate the activated macroblocks. Moreover, the logic circuit was evaluated in terms of optimization and complexity according to the requirement of WU-EHW. At last, experiments show that this simulation algorithm meets the demand of this platform successfully and the result of evaluation guides the next strategy of evolution efficiently.
出处 《系统仿真学报》 EI CAS CSCD 北大核心 2006年第9期2661-2664,共4页 Journal of System Simulation
基金 国家自然科学基金资助项目(60442001) 国家高科技研究发展计划(2002AA1Z1490)
关键词 电路仿真 演化硬件 软硬件协同设计 并行离散事件仿真 circuit simulation evolvable hardware (EHW) software-hardware co-designing parallel discrete event simulation.
  • 相关文献

参考文献7

  • 1Gads H. Evolvable Hardware: The Genetic Programming of Drawing Machines[C]//Proceedings of International Conference on Artificial Neural Nets and Genetic Algorithms. 1993: 441-449.
  • 2康立山,何巍,陈毓屏.用函数型可编程器件实现演化硬件[J].计算机学报,1999,22(7):781-784. 被引量:33
  • 3Yao X, Higuchi T. Promises and challenges of Evolvable Hardware[J].IEEE Transactions on Systems, Man, and Cybernetics, Part C:Applications and Reviews (S1094-6977), 1999, 29(1): 87-97.
  • 4Pauline C. Haddow, Piet van Remortel. From Here to There :Futre Robust EHW Technologies for Large Digital Designs[C]// The Third NASA/DoD Workshop on Evolvable Hardware, 2001: 232-239.
  • 5Ubar R. Test synthesis with alternative graphs[J]. IEEE Design & Test of Computers(S0740-7475), 1996, 13(1): 48-57.
  • 6Jutman A, Raik J, Ubar R. On Efficient Logic-Level Simulation of Digital Circuits Represented by the SSBDD Model[C]// The 23rd International Conference on Microelectronics. 2002, 2: 621-624.
  • 7逻辑仿真[EB/OL].http://info.jlu.edu.cn/-jiaowuchu/dzjc/wang2/mulu.htm.

二级参考文献4

  • 1Higuchi T,Proc 1st Int Conf Evolvable Systems: From Biologyto Hardware Heidelberg: Springer Verlag,1997年
  • 2博森,计算机学报,1996年,18卷,5期,334页
  • 3刘勇,遗传算法,1995年
  • 4陈毓屏,康立山,潘正君,何巍.一个新的研究领域──演化硬件[J].航空计算技术,1998,28(1):1-8. 被引量:76

共引文献32

同被引文献30

  • 1赵曙光,王宇平,杨万海,焦李成.基于多目标自适应遗传算法的逻辑电路门级进化方法[J].计算机辅助设计与图形学学报,2004,16(4):402-406. 被引量:10
  • 2Stoica A,Keymeulen D,Zebulum RS,Ferguson MI.On Two New Trends in Evolvable Hardware:Employment of HDL-based Structuring,and Design of Multi-functional Circuits.Prof.of the 2002 NASA/DOD Conference on Evolvable Hardware (EH 02),IEEE.56-59.
  • 3Miller JF,Job D,Vassilev VK.Principles in the evolutionary design of digital circuits-part Ⅰ.Genetic Programming and Evolvable Machines.2000,1(1):7-35.
  • 4Bidlo M.Evolutionary Design of Generic Combinational Multipliers Using Development.Prof.of 7th International Conference on Evolvable Systems:From Biology to Hardware,2007,Springer-Verlag.77-78.
  • 5Vassilev VK,Miller JF.Scalability Problems of Digital Circuit Evolution Evolvability and Efficient Designs.Prof.of the 2rid NASA/DOD Workshop on Evolvable Hardware,2000.55-64.
  • 6Stomeo E,Kalganova T,Lambert C.Generalized Disjunction Decomposition for Evolvable Hardware.IEEE Transactions on systems,man and cyberneticspartB:cybernetics,2006,36(5):1024-1043.
  • 7Torresen J.Evolving multiplier circuits by training set and training vector partitioning.Prof.of Fifth Int.Conf.on Evolvable Hardware (ICES),2003,Springer.228-237.
  • 8Kalganova T.Bidirectional incremental evolution in evolvable hardware.Proc.2nd NASA/DoD Workshop Evolvable Hardware,2000.65-74.
  • 9Stomeo E,Kalganova T.Improving EHW Performance Introducing a New Decomposition Strategy.Prof.of the 2004 IEEE Conference on Cybernetics and Intelligent Systems,Singapore,2004.439-444.
  • 10Stomeo E,Kalganova T,Lambert C,Lipnitsakya N,Yatskevich Y.On evolution of relatively large combinational logic circuits.Proc.NASA/DoD Conf.Evolvable Hardware,Washington,DC,2005.59-66.

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部