期刊文献+

Improved Breakdown Voltage of Partially Depleted SOI nMOSFETs with Half-Back-Channel Implantation 被引量:1

采用半背沟注入提高部分耗尽SOI nMOSFETs的漏源击穿电压(英文)
在线阅读 下载PDF
导出
摘要 FB (floating-body) and BC (body-contact) partially depleted SOI nMOSFETs with HBC(half-back-channel) implantation are fabricated. Test results show that such devices have good performance in delaying the occurrence of the “kink” phenomenon and improving the breakdown voltage as compared to conventional PDSOI nMOS- FETs,while not decreasing the threshold voltage of the back gate obviously. Numerical simulation shows that a reduced electrical field in the drain contributes to the improvement of the breakdown voltage and a delay of the “kink” effect. A detailed analysis is given for the cause of such improvement of breakdown voltage and the delay of the “kink” effect. 制备了采用半背沟注入的浮体和体接触部分耗尽SOInMOSFETs.测试结果表明这样的器件相对于传统的部分耗尽SOInMOSFETs来说,在提高击穿电压和延缓翘曲现象发生方面有良好的表现,并且背栅阈值电压没有太大的变化.数值模拟表明降低的电场有助于击穿特性的提高和翘曲现象的延缓.详细分析了提高击穿特性和延缓翘曲效应的原因.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第10期1875-1880,共6页 半导体学报(英文版)
关键词 PDSOI HBC BREAKDOWN kink effect 部分耗尽SOI 半背沟道 击穿 翘曲效应
  • 相关文献

参考文献7

  • 1Kuo J B,Lin S C.Low-voltage SOI CMOS VLSI devices and circuits.John Wiley & Sons,Inc,2001:215.
  • 2Colinge J P.Silicon-on-insulator technology.materials to VLSI.2nd ed.Kluwer Academic Publishers,1997:164.
  • 3Bernstein K,R0hrer N J.SOI circuit design concepts.Kluwer Academic Publishers,2000:52.
  • 4Chaudhry A,Kumar M J.Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET.IEEE Trans Electron Devices,2004,51(9):1465.
  • 5Young K K,Burns J A.Avalanche-induced drain-source breakdown in silicon-on-insulator n-MOSFET' s.IEEE Trans Electron Devices,1988,35:426.
  • 6赵洪辰.[D].中国科学院研究生院,2005:42.
  • 7Wu J F,Zhong X H,Li D L,et al.Off-state breakdown characteristics of body-tied partial-depleted SOI nMOS devices.Chinese Journal of Semiconductors,2005,26(4):656.

同被引文献9

  • 1Brady, F.T.,Scott, T.,Brown, R.,Damato, J.,Haddad, N.F.Fully-depleted submicron SOI for radiation hardened applications. IEEE Transactions on Nuclear Science . 1994
  • 2Hatano,H.Radiation hardened high performance CMOS VLSI circuit designs. Circuits, Devices and Systems, IEE Proceedings G . 1992
  • 3Auberton-Herve A J.SOI :materials to systems. IEEE Inter- national Electron Device Meeting Technical Digest . 1996
  • 4Zhang Guoqiang,Liu Zhongli,Li Ning ,et al.Influence of fluorine on radiation-induced charge trapping in the SI MOX buried oxides. Proceedings of7th International Conference on Solid-State and Integrated Circuits Technology . 2004
  • 5Hughes H,Mc Marr P.Radiation- hardening of SOI by ion i mplantationinto the buried oxide. US Patent .No .5 795 813 .
  • 6White M H,Adams D A,Murray J R,et al.Characteriza-tion of Scaled SONOS EEPROM Memory Devices for Space and Military Systems. 5th Annual Non-Volatile Memory Technology Symposium . 2004
  • 7Mao B Y,Chen C E,Pollack Get al.Total dose hardening of buried insulator in i mplanted silicon-on-insulator structures. IEEE Transactions on Nuclear Science . 1987
  • 8Ohno, T.,Izumi, K.,Shimaya, M.,Shiono, N.CMOS/SIMOX devices having a radiation hardness of 2 Mrad(Si). Electronics Letters . 1987
  • 9Liu, S.T.,Jenkins, W.C.,Hughes, H.L.Total dose radiation hard 0.35 μm SOI CMOS technology. IEEE Transactions on Nuclear Science . 1998

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部